


2020 T2 Week 05b  
**Microkernel Design & Implementation**  
The 25-year quest for the right API  
@GernotHeiser



## Copyright Notice

These slides are distributed under the **Creative Commons Attribution 3.0 License**

- You are free:
  - to share—to copy, distribute and transmit the work
  - to remix—to adapt the work
- under the following conditions:
  - Attribution:** You must attribute the work (but not in any way that suggests that the author endorses you or your use of the work) as follows:

*“Courtesy of Gernot Heiser, UNSW Sydney”*

The complete license text can be found at <http://creativecommons.org/licenses/by/3.0/legalcode>

## L4 Microkernels – Deployed by the Billions




## L4: The Quest for a Real Microkernel

# L4: The Quest for a Real Microkernel



A concept is tolerated inside the microkernel only if moving it outside the kernel, i.e. permitting competing implementations, would prevent the implementation of the system's required functionality. [Liedtke, SOSP'95]

# L4: 25 Years High Performance Microkernels



# L4 IPC Performance Over the Years

Name	Year	Processor	MHz	Cycles	μs
Original	1993	i486	50	250	5.00
Original	1997	Pentium	160	121	0.75
<b>L4/MIPS</b>	<b>1997</b>	<b>MIPS R4700</b>	<b>100</b>	<b>86</b>	<b>0.86</b>
<b>L4/Alpha</b>	<b>1997</b>	<b>Alpha 21064</b>	<b>433</b>	<b>45</b>	<b>0.10</b>
Hazelnut	2002	Pentium 4	1,400	2,000	1.38
<b>Pistachio</b>	<b>2005</b>	<b>Itanium</b>	<b>1,500</b>	<b>36</b>	<b>0.02</b>
<b>OKL4</b>	<b>2007</b>	<b>Arm XScale 255</b>	<b>400</b>	<b>151</b>	<b>0.64</b>
NOVA	2010	x86 i7 Bloomfield (32-bit)	2,660	288	0.11
<b>seL4</b>	<b>2013</b>	<b>ARM11</b>	<b>532</b>	<b>188</b>	<b>0.35</b>
<b>seL4</b>	<b>2018</b>	<b>x86 i7 Haswell (64-bit)</b>	<b>3,400</b>	<b>442</b>	<b>0.13</b>
<b>seL4</b>	<b>2018</b>	<b>Arm Cortex A9</b>	<b>1,000</b>	<b>303</b>	<b>0.30</b>
<b>seL4</b>	<b>2020</b>	<b>RISC-V HiFive (64-bit, no ASID)</b>	<b>1,500</b>	<b>500</b>	<b>0.33</b>

# Minimality: Source Lines of Code (SLOC)

Name	Architecture	C/C++	asm	total
Original	i486	0 k	6.4 k	6.4 k
<b>L4/Alpha</b>	<b>Alpha</b>	<b>0 k</b>	<b>14.2 k</b>	<b>14.2 k</b>
<b>L4/MIPS</b>	<b>MIPS64</b>	<b>6.0 k</b>	<b>4.5 k</b>	<b>10.5 k</b>
Hazelnut	x86	10.0 k	0.8 k	10.8 k
Pistachio	x86	22.4 k	1.4 k	23.0 k
<b>L4-embedded</b>	<b>ARMv5</b>	<b>7.6 k</b>	<b>1.4 k</b>	<b>9.0 k</b>
<b>OKL4 3.0</b>	<b>ARMv6</b>	<b>15.0 k</b>	<b>0.0 k</b>	<b>15.0 k</b>
Fiasco.OC	x86	36.2 k	1.1 k	37.6 k
<b>seL4</b>	<b>ARMv6</b>	<b>9.7 k</b>	<b>0.5 k</b>	<b>10.2 k</b>

# What Have We Learnt in 25 Years?

## Issues With 2G Microkernels

- L4 solved microkernel performance [Härtig et al, SOSP'97] left a number of issues unsolved
- Problem: ad-hoc approach to security and resource management
  - Global thread name space  $\Rightarrow$  covert channels [Shapiro'03]
  - Threads as IPC targets  $\Rightarrow$  insufficient encapsulation
  - **Single kernel memory pool  $\Rightarrow$  DoS attacks**
  - No delegation of authority  $\Rightarrow$  impacts flexibility, performance
  - Unprincipled management of time


Solved by capabilities

## Traditional L4: Recursive Address Spaces

Replaced by magic-free seL4 resource model

Issues:

- Complex mapping DB
- Exhaustion of kernel memory




## Issues With 2G Microkernels

- L4 solved microkernel performance [Härtig et al, SOSP'97] left a number of issues unsolved
- Problem: ad-hoc approach to security and resource management
  - **Global thread name space  $\Rightarrow$  covert channels [Shapiro'03]**
  - **Threads as IPC targets  $\Rightarrow$  insufficient encapsulation**
  - Single kernel memory pool  $\Rightarrow$  DoS attacks
  - No delegation of authority  $\Rightarrow$  impacts flexibility, performance
  - Unprincipled management of time


Solved by seL4 memory management model

## Direct vs Indirect IPC Addressing

- Direct: Queue senders/messages at receiver
  - Need unique thread IDs
  - Kernel guarantees identity of sender
    - useful for authentication
- Indirect: Mailbox/port object
  - Just a user-level handle for the kernel-level queue
  - Extra object type – extra weight?
  - Communication partners are anonymous
    - Need separate mechanism for authentication



## Other Issues with L4 IPC Addressing



## Issues With 2G Microkernels

- L4 solved microkernel performance [Härtig et al, SOSP'97] left a number of issues unsolved
- Problem: ad-hoc approach to security and resource management
  - Global thread name space ⇒ covert channels [Shapiro'03]
  - Threads as IPC targets ⇒ insufficient encapsulation
  - Single kernel memory pool ⇒ DoS attacks
  - No delegation of authority ⇒ impacts flexibility, performance
  - Unprincipled management of time

Solved by caps & endpoints


Examine later

## Other Design & Implementation Issues


# L4 "Long" IPC

Abandoned in seL4


- Not minimal
- Source of kernel complexity:
  - nested exceptions
  - concurrency in kernel
  - must upcall PF handlers during IPC
  - timeouts to prevent DOS attacks



# L4 Timeouts



# IPC Fastpath: Send Phase of Call



# Fastpath Coding Tricks

```
slow = cap_get_capType(en_c) != cap_endpoint_cap ||
!cap_endpoint_cap_get_capCanSend(en_c);
if (slow) enter_slow_path();
```

Common case: 0

Common case: 1

- Reduces branch-prediction footprint
- Avoids mispredicts, stalls & flushes
- Uses ARM instruction predication
- But: increases slow-path latency (slightly)
  - should be minimal compared to basic slow-path cost

# How About Real-Time Support?

- Kernel runs with interrupts disabled
  - No concurrency control  $\Rightarrow$  simpler kernel
    - Easier reasoning about correctness
    - Better average-case performance


How about long-running system calls?

Most protected-mode RTOSes are fully preemptible


Lots of concurrency in kernel!




# sel4 Incremental Consistency Paradigm




# sel4 Example: Destroying IPC Endpoint




# sel4 Difficult Example: Revoking Badge



# WCET Analysis



# sel4 WCET Analysis on ARM11



WCET presently limited by verification practicalities

- without regard to verification achieved 50 μs
- 10 μs seem achievable
- BCET ~ 1μs
- [Blackham'11, '12] [Sewell'16]

# L4 Scheduler Optimisation: Lazy Scheduling


```

thread_t schedule() {
  foreach (prio in priorities) {
    foreach (thread in runQueue[prio]) {
      if (isRunnable(thread))
        return thread;
      else
        schedDequeue(thread);
    }
  }
  return idleThread;
}
  
```

Problem: Unbounded scheduler execution time!

Idea: leave blocked threads in ready queue, scheduler cleans up

- Frequent blocking/unblocking in IPC-based systems
- Many ready-queue manipulations



# sel4 Scheduler: Benno Scheduling


```

thread_t schedule() {
  foreach (prio in priorities) {
    foreach (thread in runQueue[prio]) {
    if (thread=head(runQueue[prio]))
      return thread;
    else
      schedDequeue(thread);
  }
}
return idleThread;
}
  
```

Only current thread needs fixing up at preemption time!

Idea: Lazy on unblocking instead on blocking

- Frequent blocking/unblocking in IPC-based systems
- Many ready-queue manipulations





# Scheduler Optimisation: Direct Process Switch


- Sender was running  $\Rightarrow$  had highest prio
- If receiver prio  $\geq$  sender prio  $\Rightarrow$  run receiver

- Arguably, sender should donate back if it's a server replying to a Call()
- Hence, always donate on Reply\_Wait()


Implication: Time slice donation – receiver runs on sender's time slice

Idea: Don't invoke scheduler if you know who'll be chosen

- Frequent context switches in IPC-based systems
- Many scheduler invocations



# Remember: Delegation of Critical Sections



# sel4 MCS Model: Scheduling Contexts

## Classical thread attributes

- Priority
- Time slice

Not runnable if null

## MCS thread attributes

- Priority
- Scheduling context capability

Capability for time

## Scheduling context object


- T: period
- C: budget ( $\leq T$ )

Limits CPU access!

Per-core SchedControl capability conveys right to assign budgets (i.e. perform admission control)



# sel4 Delegation with Scheduling Contexts



Scheduling-context capabilities: a principled, light-weight OS mechanism for managing time [Lyons et al, EuroSys'18]




## sel4 Mixed-Criticality Support

For **mixed-criticality systems (MCS)**, OS must provide:

- **Temporal isolation**, to force jobs to adhere to declared WCET

Solved by scheduling contexts

- Mechanisms for **safely sharing resources** across criticalities



32

COMP9242 2020T2 W05b: Microkernel D&I

© Gernot Heiser 2019 – CC Attribution License



## sel4 Timeout Exceptions

**Policy-free mechanism for dealing with budget depletion**

Possible actions:

- Provide emergency budget to leave critical section
- Cancel operation & roll-back server
- Reduce priority of low-crit client (together with one of the above)
- Implement priority inheritance (if you must...)

33

COMP9242 2020T2 W05b: Microkernel D&I

© Gernot Heiser 2019 – CC Attribution License



## Issues With 2G Microkernels

- L4 solved microkernel performance [Härtig et al, SOSP'97] left a number of issues unsolved
- Problem: ad-hoc approach to security and resource management
  - Global thread name space  $\Rightarrow$  covert channels [Shapiro'03]
  - Threads as IPC targets  $\Rightarrow$  insufficient encapsulation
  - Single kernel memory pool  $\Rightarrow$  DoS attacks
  - No delegation of authority  $\Rightarrow$  impacts flexibility, performance
  - Unprincipled management of time

Solved by scheduling contexts & time-out exceptions

34

COMP9242 2020T2 W05b: Microkernel D&I

© Gernot Heiser 2019 – CC Attribution License



## Lessons & Principles

35

COMP9242 2020T2 W05b: Microkernel D&I

© Gernot Heiser 2019 – CC Attribution License



# Original L4 Design and Implementation

## Implement. Tricks [SOSP'93]

- ~~Process kernel~~
- ~~Virtual TCB array~~ Modified
- ~~Lazy scheduling~~
- ~~Direct process switch~~
- ~~Non-preemptible~~ Retained
- ~~Non-portable~~
- ~~Non-standard calling convention~~
- ~~Assembler~~

## Design Decisions [SOSP'95]

- Synchronous IPC
- ~~Rich message structure, arbitrary out-of-line messages~~
- Zero-copy register messages
- User-mode page-fault handlers
- ~~Threads as IPC destinations~~
- ~~IPC timeouts~~
- Hierarchical IPC control
- User-mode device drivers
- ~~Process hierarchy~~
- ~~Recursive address-space construction~~



# Reflecting on Changes

## Original L4 design had two major shortcomings:

- Insufficient/impractical resource control
  - Poor/non-existent control over kernel memory use
  - Inflexible & costly process hierarchies (policy!)
  - Arbitrary limits on number of address spaces and threads (policy!)
  - Poor information hiding (IPC addressed to threads)
  - Insufficient mechanisms for authority delegation
- Over-optimised IPC abstraction, mangles:
  - Communication
  - Synchronisation
  - Memory management – sending mappings
  - Scheduling – time-slice donation



# seL4 Design Principles

- Fully delegatable access control
- All resource management is subject to user-defined policies
  - Applies to kernel resources too!
- Performance on par with best-performing L4 kernels
  - Prerequisite for real-world deployment!
- Suitability for real-time use
  - Important for safety-critical systems
- Suitable for *formal verification*
  - Requires small size, avoid complex constructs

Largely in line with traditional L4 approach!



# A Thirty-Year Dream!

**Specification and Verification of the UCLA Unix+ Security Kernel**

R. Stockton Gaines  
Editor

Bruce J. Walker, Richard A. Kemmerer, and Gerald J. Popek  
University of California, Los Angeles

**1. Introduction**

Early attempts to make operating systems secure merely found and fixed flaws in existing systems. As these efforts failed, it became clear that procedural alterations were unlikely ever to succeed [2]. A more systematic method was required, presumably one that controlled the system's design and implementation. These secure operations could be demonstrated in a stronger sense than an ingenious claim that the last bug had been eliminated; namely, that production systems are truly secure, and errors easily introduced.

Our research seeks to develop means by which an operating system can be shown data secure, meaning that direct access to data must be possible only if the recorded protection policy permits it. The two major components of this task are: (1) developing system architectures that minimize the amount and complexity of software involved in both protection decisions and enforcement, by isolating them into kernel modules; and (2) applying extensive verification methods to that kernel software in order to prove that our data security criterion is met. This paper reports on the latter part, the verification experience. Those interested in architectural issues should see [23]. Related work includes the PDSB operating system project at SRI [21] which uses the hierarchical design methodology described by Robinson and Levin in [26], and efforts to prove communications software at the University of Texas [31].

Every verification step, from the development of top-level specifications to machine-aided proof of the Pascal code, was carried out. Although these steps were not completed for all portions of the kernel, most of the job was done for much of the kernel. The remainder is clearly most of the same. We therefore consider the project consistently complete. In this paper, each verification step is discussed, an estimate of the completed portion of that step is given, together with an indication of the amount of work required for completion. One should realize that it is essential to carry the verification process through the steps of actual code-level proofs because most security flaws in real systems are found at this level [20]. Security flaws were found in our system during verification, despite the fact that the implementation was written carefully and tested extensively. An example of

Our research seeks to develop means by which an operating system can be shown data secure, meaning that direct access to data must be possible only if the recorded protection policy permits it. The two major components

Communications of the ACM February 1980 Volume 23 Number 2

